Posts

Showing posts from December, 2018

Gate Primitives

Verilog Code for MOD 6 Counter

Verilog Code for MOD 5 Counter

Verilog Code for MOD Counters

Setup Time and Hold Time

Verilog simulation in Xilinx